

DRIVING VOLTAGE CONTROLLER OF SENSE AMPLIFIERS FOR MEMORY  
DEVICE

BACKGROUND OF THE INVENTION

5

.Field of the invention

The present invention relates to a driving voltage controller of sense amplifiers for a memory device, and more particularly to a driving voltage controller of sense amplifiers for a memory device which prevents the sense amplifier from being over-driven when an external power voltage is used for an internal driving voltage of the sense amplifier.

Description of the Prior Art

15 As generally known in the art, in order to read out data stored in a memory cell in a memory device such as a dynamic random access memory (referred to as a "DRAM" hereinafter), word lines are enabled and a charge stored in the memory cell is transferred to a true bit line BL and a complementary bit line /BL. A sense amplifier senses and amplifies a minute potential difference between the true bit line BL and the complementary bit line /BL. Then the sense amplifier transits a voltage on the true bit line BL to a high level, and transits a voltage on the complementary bit line /BL to a low

level.

As a potential difference between the true bit line BL and the complementary bit line /BL becomes rapidly greater, a data output time through a data output buffer is shortened to  
5 allow the memory device to be operated at a high speed. In order to obtain a great potential difference between the true bit line BL and the complementary bit line /BL, it is necessary that a driving voltage of the sense amplifier be maintained in a high level for a predetermined time (namely,  
10 during a sensing operation). Conventionally, during the sensing operation, an external supply power is used as a core voltage Vcore which is used for a driving voltage of the sense amplifier. The sensing operation requires a significant power consumption.

15 FIGs. 1A and 1B are views for illustrating an operation of a conventional sense amplifier in a memory device.

As shown in FIGs. 1A and 1B, after a word line is enabled at a high level, a potential difference between the bit lines occurs. The sense amplifier senses the occurrence  
20 of the potential difference between the bit lines and starts a sensing operation. At this time, a sense enable bar signal sense\_enb is maintained at a low level for a predetermined time to drive a core voltage driver. The sense enable bar signal sense\_enb is a signal which controls a core voltage

driver. The core voltage driver turns on a PMOS transistor which functions as a switch for an external voltage supply. Accordingly, a level of the core voltage is increased to a level of an external power voltage. As stated above, the core  
5 voltage is used for the driving voltage of the sense amplifier.

FIG. 1B shows a change process of a driving voltage of the sense amplifier, namely, the core voltage  $V_{core}$ .

A great deal of energy is instantaneously consumed  
10 during sensing and amplifying operations between the true and complementary bit lines BL and /BL by the sense amplifier to rapid drop a level of the core voltage which is a driving voltage of the sense amplifier. Although an external power voltage is applied to generate the core voltage by a core  
15 voltage driver during the sensing operation, current consumption due to the sensing operation is too great. It does not prevent a rapid reduction of the core voltage.

However, during a predetermined time, namely, while a core voltage driver is enabled, the external power voltage is  
20 applied to generate the core voltage which functions as the driving voltage of the sense amplifier. As shown in FIG. 1b, accordingly, the core voltage is rapidly increased to and maintained at a level of the external power voltage.

In this case, when the external power voltage  $V_{ext}$  is

low (Low  $V_{ext}$ ; for example, when a standard external power voltage is 2.5 V, a voltage of about 2.1 V is supplied in practice), in order to supply a sufficient voltage to the sense amplifier S/A, a PMOS transistor should have a  
5 significant size. The PMOS transistor is a driving transistor which transfers the external power voltage  $V_{ext}$ . Accordingly, when the external power voltage is high (High  $V_{ext}$ ; for example, when a standard external power voltage is 2.5 V, a voltage of about 4 V is supplied in practice), the core  
10 voltage is increased to an excessively high level (FIG. 1B). Such a case produces problems as follows.

First, when the core voltage is increased beyond a threshold value thereof, a sensing current of the sense amplifier is increased and causes a unnecessary power  
15 consumption to occur.

Second, the core voltage is also used for a bit line precharge voltage. Accordingly, when the level of the core is too high, the level of the bit line precharge voltage is relatively high. Thus, an unexpected erroneous operation  
20 occurs during operation of the sense amplifier.

#### SUMMARY OF THE INVENTION

Accordingly, the present invention has been made to

solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a driving voltage controller of sense amplifiers for a memory device, which can prevent unnecessary power consumption in the sense amplifier and can relatively stabilize a bit line precharge voltage by clamping an external power voltage at a predetermined level when an external power voltage significantly greater than a standard external power voltage is supplied.

10 In accordance with the present invention, there is provided an apparatus for controlling a driving voltage of sense amplifiers for a memory device, the apparatus comprising: a reference voltage generator for generating a reference voltage; a core voltage generator for generating a core voltage to be used for the driving voltage of the sense amplifier; a comparator for comparing the core voltage generated by the core voltage generator with the reference voltage generated by the reference voltage generator; and a clamp for adjusting a level of the core voltage generated by the core voltage generator based on an output signal of the comparator.

Preferably, the comparator drives the clamp to discharge a charge of the core voltage to a ground line when the core voltage is greater than the reference voltage, and the

comparator controls the clamp to be maintained in a non-drive state when the core voltage is less than the reference voltage.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:

10

FIGs. 1A and 1B are views for illustrating an operation of a conventional sense amplifier in a memory device;

FIG. 2 is a block diagram showing a configuration of a driving voltage controller of sense amplifiers for a memory device according to an embodiment of the present invention;

15

FIG. 3 is a circuit diagram showing an example of a clamp employed in the driving voltage controller shown in FIG. 2; and

FIG. 4 is a view illustrating a change process of a core voltage according the embodiment of the present invention.

20

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, a preferred embodiment of the present invention will be described with reference to the

accompanying drawings.

FIG. 2 is a block diagram showing a configuration of a driving voltage controller of sense amplifiers for a memory device according to an embodiment of the present invention.

5 As shown in FIG. 2, the apparatus for controlling a driving voltage of sense amplifiers for a memory device includes a reference voltage generator 20, a core voltage generator 10, a comparator 30, and a clamp 40.

The reference voltage generator 10 generates a reference  
10 voltage V<sub>rp</sub>. The core voltage generator generates a core voltage V<sub>core</sub> to be used for the driving voltage of the sense amplifier. The comparator 30 compares the core voltage V<sub>rp</sub> generated by the core voltage generator 10 with the reference voltage V<sub>rp</sub> generated by the reference voltage generator 20.  
15 The clamp 40 adjusts a level of the core voltage generated by the core voltage generator 10 based on an output signal of the comparator 40.

The core voltage generator includes a core voltage driver  
20 and a switch. The switch includes a PMOS transistor.

The core voltage driver is driven by the sense enable bar signal sense\_enb.

The PMOS transistor is driven by an output signal of the core voltage driver. When an output of the core voltage

driver is a low level, the PMOS transistor is turned on, the external power voltage  $V_{ext}$  is supplied to generate the driving voltage, that is, a core voltage of the sense amplifier S/A.

5       The reference voltage generator 20 is a device which generates a reference voltage  $V_{rp}$  greater than the core voltage  $V_{core}$ . Embodiment and modifications of the reference voltage generator 20 will be apparent to a person having ordinary skill in the art, and therefore details thereof will  
10 be omitted.

      The comparator 30 is a means for comparing the core voltage  $V_{rp}$  generated by the core voltage generator 10 with the reference voltage  $V_{rp}$  generated by the reference voltage generator 20. Embodiment and modifications of the comparator  
15 30 will be apparent to a person having ordinary skill in the art as in the reference voltage generator, and therefore a detailed circuit thereof will be omitted.

      The clamp 40 is means which adjusts a level of the core voltage generated by the core voltage generator 10 based on  
20 an output signal of the comparator 40.

      The operation of the driving voltage controller of sense amplifiers for a memory device according to an embodiment of the present invention will now be explained with reference to FIG. 3. FIG. 3 is a circuit diagram showing an example of a



clamp 40 shown in FIG. 2.

As shown in FIG. 3, the clamp 40 includes a MOS transistor which is connected between a core voltage and a ground voltage. If necessary, the MOS transistor includes a plurality of transistors which are connected to each other in parallel. A plurality of the transistors are selectively used. In FIG. 3, PMOS transistors are used to embody the clamp 40. However, NMOS transistors are used to embody the clamp 40.

10 In the operation, when the core voltage is greater than the reference voltage, the comparator 30 outputs a low level voltage to a driver formed by PMOS transistors so that the clamp 40 drops the core voltage. When the core voltage is less than the reference voltage, the comparator 30 outputs a high level voltage to a driver formed by PMOS transistors so that the clamp 40 drops the core voltage.

FIG. 4 is a view illustrating a change process of a core voltage according the embodiment of the present invention when an external power voltage is high.

20 As shown in FIG. 4, in a case where an external power voltage (for example, 4 V) having a level significantly greater than a standard external power voltage  $V_{exp}$  (for example, 2.5 V) is applied, when a sensing operation of a sensing amplifier starts, during a period (a), an operation

of a driving voltage controller of sense amplifiers for a memory device is identical with that of a conventional core voltage generator. That is, the reason is that the clamp 40 is not operated since a core voltage is lower than a reference voltage during the period (a). However, when the core voltage exceeds the reference voltage, the clamp 40 is turned on to down a level of the core voltage. In FIG. 4, during a period (b), the core voltage is significantly influenced by the external power supply for a short time in spite of an operation of the clamp 40. During a period (d), the core voltage is substantially influenced by the external power supply for a short time in spite of an operation of the clamp 40 to drop the level of the core voltage. After the period (c), since the sensing operation of the sense amplifier is unnecessary, the core voltage generator 10 is disabled. During the periods (c) and (d), a sense enable signal `sense_enb` is transited to a high level to turn off a PMOS transistor of the core voltage generator 10. The sense enable signal `sense_enb` is a signal which controls the core voltage driver shown in FIG. 2. When the PMOS transistor is turned off and the external power voltage is not supplied, the driving voltage of the sense amplifier has a predetermined value as during the period (d). Details thereof will be now described. In a state that the external power

voltage is not supplied through the PMOS transistor, since the core voltage  $V_{core}$  applied to the comparator 30 during the period (c) is greater than the reference voltage  $V_{rp}$ , the clamp 40 is turned on to drop the core voltage  $V_{core}$ . On the  
5 contrary, since the core voltage  $V_{core}$  applied to the comparator 30 during the period (d) is less than the reference voltage  $V_{rp}$ , the clamp 40 is turned off. In this case, a core voltage line connected to the sense amplifier has a predetermined potential level by electric charge of  
10 parasitic capacitance stored therein. However, as time goes by, the potential level of the core voltage line drops by degrees.

As mentioned above, the conventional core voltage generator does not mean for intercepting an increased core  
15 voltage when a core voltage is increased beyond a threshold value. On the contrary, according to the present invention, during an operation of the sense amplifier, in a case where an external power used for a driving voltage of the sense amplifier is significantly high, the comparator compares the  
20 external power voltage with the reference voltage. When the driving voltage of the sense amplifier exceeds the reference voltage, the clamp drops the driving voltage of the sense amplifier. Thus, it provides a stabilized core voltage.

Although a preferred embodiment of the present invention

has been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in  
5 the accompanying claims.